REMARKS

Claims 1-14 are now pending in this application. Claims 1 and 8 are independent. In light of the remarks contained herein, Applicant respectfully requests reconsideration and withdrawal of the outstanding rejections.

In the outstanding Official Action, the Examiner requests Applicant furnish drawings under 37 C.F.R. § 1.81. The Examiner further objects to the title of the invention. Finally, the Examiner rejects claims 1-7 under 35 U.S.C. § 102(e) as being anticipated by *Rudoff et al.* (USP 6,263,378). Applicant respectfully traverses this rejection.

Drawings

In the outstanding Official Action, the Examiner asserts that no drawings were filed with the application. In response to this assertion, Applicant is filing concurrently herewith a stamped postcard evidencing that twenty-three (23) sheets of formal drawings were filed on December 19, 2001, concurrently with the filing of the present application. For the Examiner's convenience, Applicant is submitting herewith a duplicate copy of the twenty-three (23) sheets of formal drawings. As such, it is respectfully requested that the outstanding objection be withdrawn.

Specification

In response to the Examiner's objection to the specification, by this Amendment, Applicant is amending the title to recite "Microcomputer Incorporating Peripheral Circuits." Based upon this amendment, it is respectfully requested that the outstanding objection be withdrawn.

Claim Rejections - 35 U.S.C. § 102

In support of the Examiner's rejection of claims 1-7, the Examiner asserts that Rudoff et al. discloses peripheral circuits, citing to reference 104/105. The Examiner further asserts that Rudoff et al. teaches a connecting circuit that permits inner connection among the plurality of peripheral circuits to be controlled through the execution of a program, citing to bus controller chips 102 connecting the I/O devices 104/105 through execution of program 101/102/103. Applicant respectfully disagrees with the Examiner's characterization of this reference.

The disclosure set forth in Rudoff et al. is directed to a system and method for rapid development of bootstrap device detection modules. The bootstrap system for a computer with peripheral devices has a first level boot firmware program and a second level boot program loaded from disk by the first level program. The second level boot program contains the device tree constructed according to IEEE-1275 standards describing currently

known peripheral devices and computer resource allocations.

(Abstract).

The bootstrap system of Rudoff et al. provides a dual level boot program where the first level is a small program residing as firmware that loads the second level boot program from disk into memory and transfers controls to the second level boot program. The second level boot program contains a configuration assistant program that includes currently known device configuration information and builds a device tree based on this information.

Based on the device tree, the configuration assistant loads only those real-mode drivers that are necessary to complete the boot process. The configuration assistant further includes a bus enumerator program that scans the I/O buses and identifies peripheral devices.

In contrast, the present invention set forth in claim 1 is directed to a microcomputer including a plurality of peripheral circuits comprising a connecting circuit that permits interconnection among the plurality of peripheral circuits to be controlled through execution of a program. The specification of the present invention describes peripheral circuits to include data and program memories, I/O ports, and timer-counters. By interconnecting the individual basic peripheral circuits with a connecting circuit through execution of a program, it is possible to realize a

function of measuring the high and low periods of the external input signal. Where a plurality of timers are used to measure the high and low periods of the external input signal, the plurality of timers are controlled by a single input port having an interrupt function. Thus, there is no need to use a plurality of input ports for the measurement of a single signal. As a result, there is a lower risk of a measurement result stored in the registers being destroyed by being overwritten with the next measurement result because of shortage of processing time. Additionally, it is possible to build peripheral circuits having intelligent functions without minimum redundancy comparable to the peripheral circuits of a microcomputer designed for a special purpose.

It is respectfully submitted that the peripheral devices of Rudoff et al. do not teach or suggest the peripheral circuits of the present invention. Further, Rudoff et al. fails teaches or suggests a connecting circuit that permits interconnection among the plurality of peripheral circuits to be controlled through execution of a program as set forth in claim 1. As such, Rudoff et al. fails to anticipate the present invention by failing to teach or suggest these features.

By this Amendment, Applicant has added new claims 8-14. It is respectfully submitted that these new claims are not anticipated by

Appl. No. 10/021,020

Rudoff et al. It is respectfully requested that the Examiner consider these new claims.

Conclusion

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact Catherine M. Voisinet (Reg. No. 52,327) at the telephone number of the undersigned below, to conduct an interview in an effort to expedite prosecution in connection with the present application.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. §§ 1.16 or 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

Terrell C. Birch, #19,382

TCB/CMV/jdm 2936-0144P P.O. Box 747
Falls Church, VA 22040-0747
(703) 205-8000

Attachment(s): Copy of postcard receipt dated Dec. 19, 2001 Formal Drawings - 23 sheets

(Rev. 09/30/03)